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Abstract— Modern microprocessors impose strict 
specifications on Voltage Regulating Modules (VRMs) with 
advanced features such as Dynamic Voltage Scaling (DVS) and 
Adaptive Voltage Positioning (AVP). In this study the Output 
Impedance Correction Circuit (OICC) concept is employed as an 
additional energy path in a Multiphase synchronous buck 
converter in a manner that, during the load steps transients, the 
output capacitor of 150 uF is virtually increased to 2.1 mF, thus 
improving the response under AVP operation. On the other 
hand, during the output voltage reference step, the OICC is 
inactive, facilitating DVS operation and reducing the current 
stress on the switches and the inductors. Furthermore, the 
proposed solution is compared with a reference converter with 
2.1 mF output capacitor, for both AVP and DVS operations. The 
OICC is implemented as a Synchronous Buck Converter with 
Peak Current Mode Control (PCMC), having smaller penalty on 
the system efficiency comparing with Linear Regulator (LR) 
implementation. 
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I. INTRODUCTION 
In Voltage Regulation Module (VRM) applications, it is 
well known that the main driver in designing the output filter 
stage is the output impedance of the system due to the strict 
specifications imposed by the load [1], [2]. In addition, 
advance features, such as Dynamic Voltage Scaling (DVS) and 
Adaptive Voltage Positioning (AVP), impose opposite trends 
on the output capacitor design: for load steps, big capacitor is 
favorable, while for the output voltage reference step, smaller 
capacitor is favorable. Therefore, the ongoing research trend is 
directed to improve the dynamic response of the VRM while 
reducing the size of the output capacitor by means of either 
improving the controller [3]-[8], or by introducing an 
additional energy path to compensate the charge perturbation 
of the output capacitor [9]-[22]. 
The dynamic behavior of the system with a linear control 
(Voltage mode control, VMC, Peak Current Mode Control, 
PCMC,...) is limited by the converter switching frequency. 
The reduction of the output capacitor can be achieved by 
increasing the switching frequency of the converter, thus 
increasing the bandwidth of the system. The drawback of this 
approach is that the system efficiency is penalized due to 
increased switching losses and RMS currents. In order to 
achieve both the output capacitor reduction and high system 
efficiency, while satisfying strict dynamic specifications, a 
Multiphase converter system is adopted as a standard for VRM 
applications [3]. In order to ensure the current sharing among 
the phases, the multiphase converter is usually implemented 
with current mode control. 
The second possibility to reduce the output capacitor is to 
introduce an additional energy path to compensate the charge 
unbalance of the output capacitor [9]-[22], consequently 
reducing the transient time and output voltage deviation. Doing 
so, during the steady-state operation the system has high 
efficiency because the main low-bandwidth converter is 
designed to operate at moderate switching frequency, whereas 
the dynamic behavior is determined by the high-bandwidth 
auxiliary energy path, during the load-step transients. The 
auxiliary energy path can be implemented as a resistive path 
([9], [10]), as a Linear regulator, LR, ([11]-[13], [19], [20]), or 
as a switching converter ([14]-[18], [21], [22]). The first two 
implementations provide faster response, at the expense of 
increasing losses during the transient. On the other hand, the 
switching converter implementation presents lower bandwidth, 
limited by the auxiliary converter switching frequency, though 
it produces smaller losses compared to the two previous 
implementations. 
The Output Impedance Correction Circuit (OICC) concept, 
employed in this study, has been presented in [19] and 
analyzed in detail in [20], while the concept is extended to 
multiphase solutions in [21] and analyzed in detail in [22]. This 
solution utilizes an additional energy path, provided by the 
OICC, so that the auxiliary current, injected/extracted through 
this path is controlled to have n-1 times higher value than the 
output capacitor current with appropriate directions. Doing so, 
the OICC creates an equivalent n times bigger virtual capacitor 
at the output, thus reducing the output impedance for AVP 
operation. On the other hand, for DVS operation, the OICC 
remains inactive, thus the output voltage step is performed with 
smaller, nominal capacitor. In order to measure the output 
Fig. 1. Multiphase Buck Converter with the OICC - Multiphase Buck 
converter (black), the current measurement, driving signal generation and the 
regulator (blue), non-invasive current sensor (purple), the OICC (green) and 
system control (red). 
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Fig. 2. The State machine of the control system). 
capacitor current, a noninvasive current estimator from [23] is 
used. The proposed solution has been designed with a physical 
output capacitor of 140 uF and a virtual capacitor of 2.1 mF. 
Furthermore, the solution has been compared with a reference 
design, which has the same power stage with the difference 
that the physical output capacitor is 2.1 mF. Both prototypes 
are compared under APV and DVS operation, showing that the 
OICC solution has the same behavior as the reference design 
under AVP operation, while improving DVS operation. 
II. THE OUTPUT IMPEDANCE CORRECTION CIRCUIT -
BASIC OPERATION 
A Multiphase buck converter with Peak Current Mode 
Control (PCMC) and with the OICC is shown in Fig. 1. The 
system utilizes the OICC in a manner that the OICC 
injects/extracts a current in the output node that is n-1 times 
bigger than the output capacitor current with their 
corresponding directions. This behavior of the OICC virtually 
increases the output capacitance n times during the load-steps 
transients, thus reducing the output impedance by the same 
factor. The system is composed of the Multiphase Buck 
converter (black) with a slow regulator (blue), which can be 
dynamically modified, the OICC (green - power stage, purple -
current measurement) behaving like a controlled current source 
CCS and the system control (red). The control block allows the 
OICC to inject/extract the current only in certain states of the 
transient routine. At the same time, in order to maintain the 
stability of the system, the control modifies the main converter 
regulator. 
During the steady-state, the OICC is inactive; all the energy 
is transferred through the Multiphase buck converter and it is 
behaving like a voltage source, while the system control is 
sensing the output capacitor current in order to initialize the 
transient routine when a load step occurs. In this manner, by 
sensing the output capacitor current, the system reacts nearly 
instantaneously to any load perturbation, since the output 
capacitor current is the fastest variable in the system that 
detects this perturbation. When the load step occurs, the OICC 
is activated and the output impedance correction starts. The 
system controller, implemented as a state machine in Fig. 2, is 
triggered by the output capacitor current and the system 
changes to the Active state. In this state, the OICC is providing 
n-1 times more current than the output capacitor, thus reducing 
the amount of charge extracted/injected from/to the output 
capacitor. As a result, the voltage perturbation is smaller. On 
the other hand, when the output-voltage reference step occurs, 
the OICC is not activated and the DVS operation is performed 
with small capacitor. 
III. AVP-PCMC MAIN BUCK CONVERTER REGULATOR 
IMPLEMENTATION: THE OICC IMPACT 
In order to achieve AVP behavior, various strategies can be 
applied to design the main converter regulator [5]. In CMC 
controlled converter, the simplest implementation is that the 
regulator generates the inductor current reference 
proportionally to the output voltage error, creating specified 
output voltage drop. Doing so, the error is not canceled, leaving 
more room for the voltage deviation under the load steps. In the 
proposed solution, the converter behaves like hybrid system 
with two different control-to-output transfer functions, 
vOUTli*ref, depending on the state of the system: Idle or Active 
state. In order to have desired behavior, the regulator needs to 
be implemented in that manner to achieve the same load-line 
resistance Rn in both states. In following analysis this issue is 
addressed. 
A. Stability analysis 
The small signal behavior of the system can be modeled for 
both states as presented in Fig. 3. During the Idle state (Fig. 
3d), the OICC is inactive and the output capacitor is the 
nominal, thus the transfer function from the inductor current 
reference, vIref, to the output voltage, vOUT, is 
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where Nph is the number of the phases of the multiphase buck 
converter, k^ is inductor current gain and ZCout is the 
impedance of the output capacitor. On the other hand, during 
the Active state (Fig. 3b), the OICC is active and the OICC 
subsystem affects the converter transfer function. In order to 
ensure stability of the OICC subsystem, its open-loop gain 
needs to be limited and, assuming unity gain of the capacitor 
current estimator kiC and kCcs, it is 
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Fig. 3. Averaged models of the system during a) the Idle and b) Active state. 
where n is the multiplication factor and foiccc is the OICC 
corner frequency, a frequency up to which the OICC has 
constant gain n-1. The bandwidth of the OICC subsystem, 
BWoicc, is (n-1) foiccc- During the Active state, the impedance 
of the equivalent virtual output capacitor, Zc~ut, is defined by 
JCout 
7EQ JCout 
1 + -
2nfc OICCc 
\ + L, OICC 1+-
(3) 
^•
nn
 f OICCc , 
The OICC reduces the impedance of the output capacitor 
by factor n in a frequency range below the OICC corner 
frequency and, since it needs to be bigger than the main 
converter bandwidth BW [22], in the frequency range of 
interest, the converter model presented in Fig. 36) is valid. The 
converter transfer function during the Active state is 
a 
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The closed loop output impedance of the system is affected 
by the open loop gain of the converter during both states 
defined by 
Lldkis) = R{s)Gv]ref mut 
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where R(s) and R '(s) are regulators for Idle and Active state, 
respectively. Finally, the closed loop output impedance of the 
system is defined by 
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In order to achieve AVP behavior, as seen in (6), the output 
impedance depends on the regulator design, so both regulators 
need to create the same load-line resistance, R^. Assuming that 
the open loop output impedance during the Idle state has higher 
value than Rn QZCoutQ'wBW)\>RLL), while during the Active state 
has lower value (\ZCgUt(jwBW) <i?z¿), the regulators are 
defined by 
R(s)-- 1 + s/z 
NphRLL l + s/p 
and R(s)--
NphRLL (7) 
where z is a zero of the regulator transfer function and p is a 
pole. Closing the control loop, (7) can be introduced into (6) 
and desired low frequency output impedance is achieved: 
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The amplitude characteristics of the output capacitor and 
closed loop output impedance are presented in Fig. 4 {Idle 
state: blue, Active state: red), while the output voltage time 
response of the closed loop system is presented in Fig. 5. It can 
be seen from Fig. Ad) that the closed loop output 
impedance Z0JT has bigger value at the bandwidth frequency 
BW, causing an undershoot of the output voltage as presented 
in Fig. 5 (blue). The bandwidth frequency BW is limited due to 
the switching frequency or large signal stability constrains. On 
the other hand, during the Active state (Fig. 46), the output 
impedance Z¿f¡"e is defined by a first order transfer function 
with a dominant pole at the new bandwidth BW'. The 
bandwidth BW' is defined by l/(2-Tt-RLL-n-Coui)- The time-
domain output voltage response has an exponential transition to 
a new value as shown in Fig. 5 (red). Furthermore, in Fig. 4 
normalized amplitude characteristics of both regulators, R(s) 
and R'(s), are presented. It can be seen that, below the 
bandwidth frequency, the output impedance is defined by 
inverse the regulator transfer function, while above the 
bandwidth, it is defined by the output capacitor impedance: 
physical capacitor during Idle state and virtual capacitor during 
Active state. 
For the presented case, the open-loop gain characteristics 
for both states are presented in Fig. 6. During Idle state (blue), 
the bandwidth of the system is nominal, BW, while the phase 
margin PM is 80°. Desired phase margin is achieved by 
positioning the pole and zero, p and z, of the regulator transfer 
function iv(s), having in mind that the zero should be as higher 
as possible since it becomes pole in closed loop output 
impedance during the Idle state (8) and it affects the time 
domain response [24]. 
On the other hand, the open-loop gain, shown in Fig. 6 
(red), is defined as a first order system in the frequency range 
below the OICC corner frequency, foiccc- Therefore, the 
bandwidth of the main converter BW' is, defined by the load-
line resistance and the capacitance of the virtual capacitor and 
it is l/(2-Tt-RLL-n-Coui)- Further, since it is a first order system, 
the phase margin is 90° if the OICC corner frequency is 
sufficiently high. Fig. 6 shows the impact on the open-loop 
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Fig. 4. Amplitude characteristics of the output capacitor impedance (dashed 
lines) and closed loop (solid lines) impedances of the multiphase converter 
during: a) Idle state (blue lines) and b) Active state (red lines); the Regulators 
R(s) and R'( s) (green lines). 
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Fig. 5. Normalized load step response of the output voltage of the multiphase 
converter during Idle state (blue line) and Active state (red line) 
gain of the additional zero and pole of the virtual capacitor 
defined by (3). Since the zero is at lower frequency than the 
pole, the phase starts to increase, thus, even if the zero is closer 
to the bandwidth of the main converter, it would not make the 
main converter control loop unstable since the phase margin 
would increase. 
B. Main converter Regulator implementation 
The AVP operation of the converter system is defined by 
the regulator implementation, as presented above. Since the 
converter transfer function is different during Idle and Active 
states, in order to maintain the same open-loop characteristic, 
the regulator needs to be modified as defined by (7). Possible 
analog implementation is presented in Fig. la). 
The regulator is implemented as inverting amplifier, with 
an additional analog multiplexer (AMux) and a switch (Sw). 
Both additional components are controlled by the system 
controller (red in Fig. 1). During Idle state, the control signal 
Modify is low, thus the analog multiplexer is in position 0 and 
the switch is open. Doing so, series impedance of the resistor 
Rs and the capacitor Cs is connected in to the feedback branch 
of the amplifier as presented in Fig. lb). The regulator transfer 
function is 
n / , R, \ + sC,R, 
R(s) = -^-- ,J¡ s
 n ^ (9) 'R0l + sCs(Rs+Rl)_ 
Comparing both regulator transfer functions given by (7) 
and (9), regulator components can be calculated from 
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Fig. 6. Amplitude characteristics and Phase characteristic of the open-loop 
transfer function of the multiphase converter during: a) Idle state (blue lines) 
and b) Active state (red lines). 
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Fig. 7. Main converter regulator - a) implementation, b) Idle state 
configuration and c) Active state configuration. 
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On the other hand, during Active state, Modify signal is 
high, connecting the analog multiplexer to position 1 and 
closing the switch, thus configuring the amplifier as presented 
in Fig. 7c). As it can be seen, the feedback branch is composed 
only of the resistor Rh defining the regulator transfer function 
^ 0 
(11) 
Once again, comparing both regulator transfer functions 
given by (7) and (11) and the component relations given in 
(10), it can be seen that needed regulator is achieved. 
Fig. 8. Implementation of the OICC - Synchronous Buck converter with 
PCMC, auxiliary reference generator and current ripple compensation (green), 
non-invasive current estimator (purple) and the main power stage (black). 
Moreover, by configuring the AMux to position 1 and closing 
the switch Sw, the capacitor Cs is connected between two ideal 
voltage sources, V*REF and the output of the operational 
amplifier, vlref, achieving that its dynamic does not influence 
the system and that its voltage is equal to the voltage of the 
feedback resistor R\. Doing so, upon reconnecting the RSCS 
branch in to the feedback of the amplifier (going back to Idle 
state), the capacitor C s is charged to correct voltage and the 
current of the RSCS branch is equal to zero. If this would not be 
the case, the RSCS branch current would affect R\ current as 
step function since the current trough R0 is constant and 
defined by the difference between the reference V*REF and the 
output voltage vOUT. The step deviation of R^ current would 
create a step of the main converter inductor current reference 
and the system would enter in to a settling transient. 
IV. SYNCHRONOUS PCMC BUCK OICC IMPLEMENTATION 
The OICC implementation is presented in Fig. 8. The OICC 
subsystem is composed of non-invasive current estimator 
(purple) implemented as a simple transimpedance amplifier 
and designed by applying the impedance matching procedure 
presented in [23], the auxiliary current reference generator, the 
Peak to Average (Pk_Avg) offset compensation block and a 
High-switching frequency Synchronous buck converter with 
PCMC that operates as a controlled current source (CCS), 
shown in Fig. 1. The capacitor current estimator can be 
adjusted with the amplifier p and in the following analysis it is 
assumed that the total gain of the estimator kiC is 1 V/A. When 
the OICC is active, the CCS is injecting an auxiliary current, 
ÍAUX, at the output node composed of the mean value given by 
the auxiliary current reference generator vIawc ref and the ripple 
component generated by the auxiliary buck converter. Since 
the buck converter is PCMC controlled, assuming unity gain of 
the inductor current sensor, £Iaux, an offset between the peak 
current reference vIrefPk and the mean value of the auxiliary 
current iAUX exists due to 1) the current ripple, 2) the 
compensation ramp and 3) the turn on/off delays of the PCMC 
modulator. Therefore, the Peak to Average (Pk_Avg) offset 
compensation block ([21], [23]) is employed to compensate the 
difference by adding VCOMP to the auxiliary current reference 
TABLE I. THE CONVERTER SPECIFICATION 
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voltage vIawc ref, thus ensuring that the mean value of the 
auxiliary current iAUX equals to the auxiliary current reference 
voltage vIauxref. 
V. EXPERIMENTAL RESULTS 
In order to demonstrate and compare the dynamic behavior 
of proposed OICC system and a traditional design, two 
prototypes, LOW_C0UT and High_C0uT, have been designed 
and built with the specifications given in TABLE I. Both 
prototypes are design to have load-line resistance of 10 mi) and 
the same main converter power stage with a difference in the 
output capacitor implementation. The first prototype, 
LOW_C0UT, has the output capacitor of 140 uF and it utilizes 
the OICC in order to improve the dynamic behavior. The OICC 
has been implemented as a Synchronous Buck converter with 
PCMC which has multiplication factor of 15 and the OICC 
corner frequency foiccc at 50 kHz and the bandwidth BWQICC of 
700 kHz. On the other hand, High_C0uT Prototype has been 
designed to have the same power stage as Low_COUT Prototype 
with the difference that, instead of using the OICC, it has 15 
times bigger output capacitor (2.1 mF), which is implemented 
with 2 OSCON capacitor of 570 uF, 8 ceramic capacitors of 
100 uF and 2 ceramic capacitors of 47uF. 
The AVP operation is validated using an on-board resistive 
dummy-load, which produces load-steps of ±8 A (SR+ = 1 1 
A/|xs and SR- = -270 A/|xs). The results of the experiments for 
Low_COUT Prototype are presented in Fig. 9 with the OICC and 
in Fig. 10 without the OICC. In Fig. 9 can be seen that when 
the load step (¿OUT, green) is detected, the OICC is activated 
and it starts to inject the auxiliary current (iAUx, pink) to reduce 
the output voltage deviation (vOUT, blue). The output voltage 
has smooth transition from 1.5 V (no load value) to 1.42 V 
(reduced by 80 mV= RLL-AI0UT)- Also, in the output voltage, it 
can be seen high switching frequency ripple generated by the 
OICC. The whole transient lasts 50 \is. On the other hand, the 
LOW_C0UT Prototype behavior without the OICC is presented 
in Fig. 10, where it is shown that the output voltage has an 
undershoot of 380 mV while the transient lasts 160 \is, 
although the system have the similar bandwidth during both 
Fig. 9. Experimental results: LOWCOUT - the load step-up WITH the 
OICC: the load current iour (green 5A/div), the auxiliary current ÍAUX 
(pink 5A/div), the output voltage VOUT (blue 100mV/div), measured 
capacitor current vic (yellow 1 V/div) and time 20us/div. 
Fig. 10. Experimental results: LOWCOUT - the load step-up WITHOUT 
the OICC: the load current iour (green 5A/div), the first phase current in 
(yellow 5A/div), the second phase current in (pink 5A/div), sum of the 
first and second phase current ¡Leq (red 5A/div) the output voltage VOUT 
(blue 200mV/div) and time 20us/div. 
Fig. 11. Experimental results: HighCouT - the load step-up: the load 
current iour (green 5A/div), the first phase current in (yellow 5A/div), the 
second phase current in (pink 5A/div), sum of the first and second phase 
current ¡Leq (red 5A/div), the output voltage vour (blue 200mV/div) and 
time 20us/div. 
Idle and Active states. The long transient is caused by the 
additional dynamic in the regulator, or more precise, the zero z 
of the regulator transfer function R(s) defined by (7). The 
regulator zero, upon closing the control loop, becomes 
dominant pole in the output impedance during Idle state and it 
defines the length of the transient [24]. In Fig. 10, the currents 
of both phases are presented (iL1, yellow and iL2, pink) and it 
can be seen that the current sharing is achieved. The results of 
the experiments for High_C0uT Prototype are presented in Fig. 
11 where it is shown that the output voltage (vOUT, blue) has the 
same dynamic behavior as in the case of the Low_COUT 
Prototype with the OICC presented in Fig. 9: the voltage has a 
smooth transition from 1.5 V to 1.42 V, while the transient 
lasts 50 \is. Comparing Fig. 9 and Fig. 11, it can be concluded 
that the OICC concept achieves to create virtual capacitor of 
2.1 mF as the one used in High_COUT Prototype. 
Both prototypes have been tested for DVS operation by 
tracking the output voltage reference step from 1.1 V to 1.5 V 
and the results are presented in Fig. 12 for LOW_C0UT 
Prototype without the OICC and Fig. 13 for High _COUT 
Prototype. In the case of LOW_C0UT Prototype, the OICC is 
intentionally not activated since the perturbation comes from 
the controller and the converter operates with small output 
capacitor (150 uF) needing small amount of charge to change 
the output voltage. In Fig. 12 it can be seen that the peak of the 
inductor currents is increased by only 2 A. In the case of 
High_COUT Prototype, the output capacitor is 2.1 mF, thus the 
peak of the inductor currents is increased by 24 A for the same 
reference step. This imposes additional stress to the switches 
and the inductors: the design criteria needs to consider the peak 
of the current defined by the full load current (10 A per phase) 
plus the increase of the peak value to perform maximal 
reference step (24 A per phase for High_C0uT Prototype or 2 A 
for Low_COUT Prototype). Furthermore, additional losses are 
generated due to the increased RSM currents. 
In order to quantify the impact of the output capacitor on 
the efficiency during the DVS operation, two prototypes have 
been compared in terms of static and dynamic power losses. 
Fig. 14 presents generated power losses in steady-state 
operation of the two prototypes. Fig. 14a) shows power losses 
dependence on the output voltage variation under no load 
conditions (LOW_C0UT: blue, circles; High_C0uT: red, squares) 
and with 10A output current (LOW_C0UT: green, diamonds; 
High_COUT: pink, triangles), while Fig. 146) shows losses 
dependence on the output current with 1.5 V output voltage 
(Low_COUT: blue, circles; High_COUT: red, squares). As it can 
be seen, both prototypes have the same behavior under light 
load conditions, generating 537 mW of power losses with 0A 
load current and 1.5 V output voltage. As the output current 
increases (Fig. 146), the power losses dependency curves starts 
to separate due to the slight difference of the power path 
resistance. At the load current of 10A LOW_C0UT Prototype 
generates 2.843W of losses, while High_COUT Prototype 
generates 2.738W of losses, having the losses difference of 105 
mW, which is a difference of 0.7% of the converter efficiency. 
On the other hand, varying the output voltage in the range from 
1.1V to 1.5V, the power losses have small increment since the 
load current is the same in all considered cases: for LOW_C0UT 
Prototype the increment of the losses at 0A load current is 
Fig. 12. Experimental results: LOWCOUT - DVS: WITHOUT the OICC: 
the output voltage reference VREF (green 200mV/div), the first phase 
current in (yellow 5A/div), the second phase current in (pink 5A/div), 
sum of the first and second phase current ¡Leq (red 5A/div), the output 
voltage VOUT (blue 200mV/div) and time lOjis/div. 
0 
64 ¿is 
^^Q^^H^^B^P^^^^ 
I—A 
/ / / 
4 8 A 
\ 
24A \ \ 
Wi$&J 
Vo UT 
V R E F 
¿Leq 
,. M i c e . Mi.nans/. \< « 
2 
\ |i»-"--jn IM n -•• 1 1 imok Dointsl \ 
I n 1 
f 9 Jul 20 I4| 
Fig. 13. Experimental results: HighCouT - DVS: the load current iour 
(green 5A/div), the first phase current in (yellow 5A/div), the second 
phase current iu (pink 5A/div), sum of the first and second phase current 
¡Leq (red 5A/div), the output voltage VOUT (blue 200mV/div) and time 
lOus/div 
88mW and 144mW at 10A load current, while for High_COUT 
Prototype the increment of the losses at OA load current is 
83mW and 103mW at 10A load current. 
Further, the dynamic characteristics as a function of the 
frequency of the output voltage reference steps have been 
measured and presented in Fig. 15. The experiments have been 
performed periodically creating the output voltage reference 
steps from 1.1V to 1.5 V and back to 1.1V with the duty cycle 
of 50%, while the frequency of the reference has been swept 
from 100 Hz up to 25 kHz. The upper limit is imposed by the 
bandwidth of the main converter. Fig. 15a) shows generated 
average losses of the converter, calculated as the difference of 
average total input power and average output power. It can be 
seen that, at low frequency, both systems are generating similar 
losses under the same conditions: 493 m W with OA output 
current and 2.688 W with 10 A output current. These values of 
the losses corresponds to the average value of the static losses 
with 1.1V and 1.5V output voltages, presented in Fig. 14a), 
since the transient is negligible compared to the period. As the 
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Fig. 14. Static comparison - a) Power Losses dependence on the output 
voltage: LOWCOUT Prototype with IOUT = 0A (blue; circles), LOWCOUT 
Prototype with I0UT =10A (green; diamonds), HighCouT Prototype with 
IOUT = 0A (red; squares), HighCouT Prototype with I0UT =10A (pink; 
triangles); b) Power Losses dependence on the output current with 
VOUT = 1.5V: LOWCOUT Prototype (blue; circles), HighCour Prototype (red; 
squares). 
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Fig. 15. Dynamic comparison - a) Power Losses dependence: LOWCOUT 
Prototype with IOUT = 0A (blue; circles); LOWCOUT Prototype with I0UT = 10 A 
(green; diamonds); HighCouT Prototype with I0UT = 0A (red; squares); 
HighCouT Prototype with IOUT = 10A (pink; triangles): b) Difference of the 
power losses comparison. 
frequency increases, the transient becomes comparable to the 
period of the reference steps, resulting that the losses for 
High_COUT Prototype have peak of 7.65W and 15.4W for 0A 
and 10A output current, respectively, while in the case of 
L O W _ C 0 U T Prototype the peaks are 320 m W for both cases. 
These big differences in the losses are caused by higher RMS 
currents of the High_CGuT Prototype. Fig. 156) presents the 
difference of the losses of both prototypes under the same 
conditions, showing that the peak of added losses are 6.92W 
for OA output current and 12.45 W for 10 A output current. 
VI. CONCLUSIONS 
In this study the Output Impedance Correction Circuit 
(OICC) concept is extended to AVP Multiphase Current 
Controlled Buck converter with PCMC and compared with a 
system which has n times bigger output capacitor. Two 2-phase 
Buck converter systems with PCMC have been designed, one 
with the OICC system, which has multiplication factor 15 and 
another with 15 times bigger capacitor. Both systems exhibit 
the same dynamic behavior under the resistive load steps of 8 
A, thus implying that the reduction of the output capacitor by 
factor 15 can be applied (from 2.1 mF to 140 uF). The output 
capacitor increase is achieved by injecting auxiliary current at 
the output node which is proportional to the estimated 
capacitor current, obtained by using a simple and easily 
feasible transimpedance amplifier. 
Furthermore, both prototypes have been tested for DVS 
operation, demonstrating that the OICC approach facilitates the 
implementation since the switches and the inductors operate 
with smaller RMS currents. This is achieved by not activating 
the OICC subsystem during the DVS transient, thus operating 
with smaller output capacitor. As demonstrated in experiments, 
an increase of the peak value of the inductor current is 2 A per 
phase for the OICC design, while for the converter with 2.1 
mF, the increase of the peak value is 24 A per phase. Due to 
the lower RMS currents generated during DVS operation, the 
OICC concept also improves the efficiency of the system. It 
has been demonstrated that the increment of the losses, due to 
the big capacitor employment, goes as high as 6.92W for OA 
output current and 12.45 W for 10 A output current. 
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